RTL (Register Transfer Level)

FPGA 技術

Verilog 語言

RTL 規格

NetList 規格

EDA 工具

Icarus

QuartusII

訊息

相關網站

參考文獻

最新修改

簡體版

English

  1. ECE 474A/57A , Computer-Aided Logic Design, Lecture 5, Register-Transfer Level (RTL) Design
  2. 寄存器級設計

Facebook

Unless otherwise stated, the content of this page is licensed under Creative Commons Attribution-NonCommercial-ShareAlike 3.0 License